

## REMARKS

The claims are claims 1 to 14.

The application has been amended at two locations to update the status of the cited co-pending patent application.

Claims 1, 3 and 4 have been amended. Claim 1 has been amended to provide antecedence for a term appearing in claim 2. Claims 1 and 3 have been amended to further distinguish over the cited reference. Claims 3 and 4 have been further amended to recite "count" rather than "counter" to correspond to the antecedence.

Claim 2 was rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 1 has been amended to recite "initializing said write allocation count to a predetermined constant." This provides antecedence for the recitation of "said predetermined constant" in claim 2. With this amendment claim 2 is proper under 35 U.S.C. 112.

Claims 1 to 14 were rejected under 35 U.S.C. 102(b) as being anticipated by Hahne et al U.S. Patent No. 5,014,265.

Claim 1 recites subject matter not anticipated by Hahne et al. Claim 1 recites "incrementing said write allocation count on allocation of a block of write reservation station space at a data destination for future storage of data read from a data source." Hahne et al does not teach this claimed write reservation station space for future storage of data. Hahne et al states at column 7, lines 6 to 12:

"One entry, LIMIT[VC], contains the maximum number of cells of data that virtual circuit VC is presently allowed to buffer. This, in turn, determines the window size allocated to the virtual circuit. The second entry, COUNT[VC], contains the

number of cells that are presently used in the cell queue 210 by virtual circuit VC."

Hahne et al states that LIMIT[VC] is the maximum number of cells that can receive data for that virtual channel. Hahne et al states that COUNT[VC] is the number of cell currently used to store data. This portion of Hahne et al thus clearly states that neither LIMIT[VC] nor COUNT[VC] is the claimed write allocation count. Accordingly, claim 1 is not anticipated by Hahne et al.

Claim 1 recites further subject matter not anticipated by Hahne et al. Claim 1 recites "incrementing said write allocation count" on a first set of circumstances and "decrementing said write allocation count" on a second set of circumstances. The OFFICE ACTION states at page 3, lines 3 to 6:

"initiating said write allocation count (LIMIT[VC]) prior to performance of any data transfers (col. 7, lines 37-47);

"increment said write allocation count on allocation of a block of write reservation station space at a data destination (col. 7, line 68 and col. 8, line 6)"

In the first paragraph above (initiating said write allocation count), the Examiner implies that LIMIT[VC] is the write allocation count. However, in the second paragraph (Increment said write allocation count) the Examiner cites a portion of Hahne et al that does not include reference to LIMIT[VC]. Instead column 7, line 68 to column 8, line 6 of Hahne et al teaches incrementing COUNT[VC]. Citation of two differing structures in the reference for the same element in the claim is improper and fails to show anticipation. Thus claim 1 is not anticipated by Hahne et al.

Claim 1 recites further subject matter not anticipated by Hahne et al. Claim 1 recites "if said write allocation count does not meet said predetermined criteria, then performing no further allocations of space to said write reservations station until said

write allocation count meets said predetermined criteria." The OFFICE ACTION states at page 3, lines 14 to 17:

"if said write allocation count does not meet said predetermined criteria (LIMITREACHED (TRUE)), then performing no further allocations of space to said write reservations station until said write allocation count meets said predetermined criteria (col. 6, lines 7-15)."

However, the cited portion of Hahne et al at column 6, lines 7 to 15 states:

"Congestion messages are stored in a separate FIFO queue 206 for the monitor. If an arriving cell is not a congestion message, the receiver 202 produces a virtual circuit number on bus WVC and a write request on lead WREQ. The receiver places the cell on its output bus 208 where it is buffered in the cell queue 210 under the control of the controller 212. The cell queue 210 is a memory array of some suitable size, which for the purposes of exposition is organized in words which are one cell wide."

This cited portion of Hahne et al includes no mention of LIMITREACHED(TRUE). Thus this portion of Hahne et al cannot anticipate activity that happens upon this contingency. Further the OFFICE ACTION includes no indication why teaching of storing a cell that is not a congestion message in the cell queue anticipates the recited "performing no further allocations of space to said write reservations station until said write allocation count meets said predetermined criteria." Accordingly, claim 1 is not anticipated by Hahne et al.

Claim 3 recites subject matter not anticipated by Hahne et al. Claim 3 recites "said step of incrementing said write allocation count on allocation of a block of write reservation station space for future storage of data read from a data source increments said write allocation count by an amount equal to a number of data words allocated." The OFFICE ACTION cites a portion of Hahne et al that

refers to incrementing COUNT[VC]. However, COUNT[VC] cannot be the recited write allocation count because the above quoted portion of Hahne et al at column 7, lines 6 to 12 states that COUNT[VC] is the number of cells currently used in the queue. Thus COUNT[VC] is incremented by 1, the number of cells received. This is not the "amount equal to a number of data words allocated" as recited in claim 3. Base claim 1 makes clear that the allocation is for data to be stored in the write reservation station in the future and not the present amount stored taught in Hahne et al. Accordingly, claim 3 is not anticipated by Hahne et al.

Claim 8 recites subject matter not anticipated by Hahne et al. Claim 8 recites the predetermined criteria of the write allocation count is met if "an allocation of a block of write reservation station space was made in an immediately prior cycle." The OFFICE ACTION states at page 5, lines 4 to 7:

"Hahne further implicitly and inherently discloses wherein: said predetermined criteria of said write allocation count is met if said write allocation count is greater than or equal to said burst size constant, and an allocation of block of write reservation station space was made in a immediately prior cycle (Col. 8, lines 6-15)."

Hahne et al states at column 8, lines 6 to 15:

"If, during a write operation, LIMITREACHED is TRUE, which means that the virtual circuit in question has consumed all of its allocated space in the cell queue, the T+C circuit 312 will not generate signals to write data into the cell queue, to allocate a new cell, or to increment the value of COUNT[VC] or GLOBAL\_COUNT. Accordingly, any VC exceeding its assigned window size loses the corresponding cells, but the data for other virtual circuits is not affected."

This portion of Hahne et al includes no teaching of any action occurring in an immediately prior cycle. In the absence of such teaching, Hahne et al cannot anticipate meeting the predetermined

criteria upon allocation of write reservation station made "in an immediately prior cycle" as recited in claim 8. Accordingly, claim 8 is not anticipated by Hahne et al.

Claim 9 recites subject matter not anticipated by Hahne et al. Claim 9 recites the predetermined criteria of the write allocation count is met if "an allocation of a block of write reservation station space was not made in an immediately prior cycle." The OFFICE ACTION states at page 5, lines 9 to 12:

"Hahne further implicitly and inherently discloses wherein: said predetermined criteria of said write allocation count is met if said write allocation count is greater than or equal to said burst size constant, and an allocation of block of write reservation station space was not made in a immediately prior cycle (col. 8, lines 6-15)"

The cited portion of Hahne et al was quoted above. This portion of Hahne et al includes no teaching of any action occurring in an immediately prior cycle. In the absence of such teaching, Hahne et al cannot anticipate meeting the predetermined criteria upon not making an allocation of write reservation station "in an immediately prior cycle" as recited in claim 9. Accordingly, claim 9 is not anticipated by Hahne et al.

Claim 10 recites subject matter not anticipated by Hahne et al. Claim 10 recites the predetermined criteria of the write allocation count is met if "all write reservation station space at said data destination has been allocated." The OFFICE ACTION states at page 5, lines 17 to 21:

"Hahne further implicitly and inherently discloses wherein: said predetermined criteria of said write allocation count is met if said write allocation count is not greater than or equal to said burst size constant, and all write reservation station space at said data destination has been allocated (col. 8, lines 6-15 and thereafter)."

The cited portion of Hahne et al was quoted above. This portion of Hahne et al includes not storing newly received data and not incrementing COUNT[VC] if LIMITREACHED is TRUE. Hahne et al teaches that LIMITREACHED is FALSE if COUNT[VC] is less than LIMIT[VC]. Thus LIMITREACHED is TRUE if COUNT[VC] equals LIMIT[VC]. If COUNT[VC] equals LIMIT[VC], then all space for the virtual circuit has been consumed. However, the recited write allocation count is not the number of consumed space as COUNT[VC] in Hahne et al. The write allocation count is the amount of space allocated "for future storage of data read from a data source." Thus a COUNT[VC] equaling LIMIT[VC] is not the same as the write allocation count allocating all write reservation space. Accordingly, claim 10 is not anticipated by Hahne et al.

Claim 11 recites subject matter not anticipated by Hahne et al. Claim 11 recites the predetermined criteria of the write allocation count is not met if "all write reservation station space at said data destination have not been allocated." The OFFICE ACTION states at page 6, lines 2 to 6:

"Hahne further implicitly and inherently discloses wherein: said predetermined criteria of said write allocation count is not met if said write allocation count is not greater than or equal to said burst size constant, and all write reservation station space at said data destination has been allocated (col. 8, lines 6-15 and thereafter)."

The cited portion of Hahne et al was quoted above. This portion of Hahne et al includes not storing newly received data and not incrementing COUNT[VC] if LIMITREACHED is TRUE. Hahne et al teaches that LIMITREACHED is FALSE if COUNT[VC] is less than LIMIT[VC]. Thus LIMITREACHED is TRUE if COUNT[VC] equals LIMIT[VC]. If COUNT[VC] equals LIMIT[VC], then all space for the virtual circuit has been consumed. However, the recited write allocation count is not the number of consumed space as COUNT[VC] in Hahne et

al. The write allocation count is the amount of space allocated "for future storage of data read from a data source." Thus a COUNT[VC] equaling LIMIT[VC] is not the same as the write allocation count allocating all write reservation space. Accordingly, claim 11 is not anticipated by Hahne et al.

Claim 12 recites subject matter not anticipated by Hahne et al. Claim 12 recites the predetermined criteria of the write allocation count is not met if "an allocation of a block of write reservation station space was not made in an immediately prior cycle." The OFFICE ACTION states at page 6, lines 8 to 12:

"Hahne further implicitly and inherently discloses wherein: said predetermined criteria of said write allocation count is not met if said write allocation count is not greater than or equal to said burst size constant, and an allocation of block of write reservation station space was not made in a immediately prior cycle (col. 8, lines 6-15)"

The cited portion of Hahne et al was quoted above. This portion of Hahne et al includes no teaching of any action occurring in an immediately prior cycle. In the absence of such teaching, Hahne et al cannot anticipate meeting the predetermined criteria upon not making an allocation of write reservation station "in an immediately prior cycle" as recited in claim 12. Accordingly, claim 12 is not anticipated by Hahne et al.

Claim 12 recites further subject matter not anticipated by Hahne et al. Claim 12 recites the predetermined criteria of the write allocation count is met if "all write reservation station space at said data destination have not been allocated." The OFFICE ACTION cites Hahne et al at column 8, lines 6 to 15 and anticipating this subject matter. The cited portion of Hahne et al was quoted above. This portion of Hahne et al includes not storing newly received data and not incrementing COUNT[VC] if LIMITREACHED is TRUE. Hahne et al teaches that LIMITREACHED is FALSE if


COUNT[VC] is less than LIMIT[VC]. Thus LIMITREACHED is TRUE if COUNT[VC] equals LIMIT[VC]. If COUNT[VC] equals LIMIT[VC], then all space for the virtual circuit has been consumed. However, the recited write allocation count is not the number of consumed space as COUNT[VC] in Hahne et al. The write allocation count is the amount of space allocated "for future storage of data read from a data source." Thus a COUNT[VC] equaling LIMIT[VC] is not the same as the write allocation count allocating all write reservation space. Accordingly, claim 12 is not anticipated by Hahne et al.

The Applicants respectfully submit that all the present claims are allowable for the reasons set forth above. Therefore early reconsideration and advance to issue are respectfully requested.

If the Examiner has any questions or other correspondence regarding this application, Applicants request that the Examiner contact Applicants' attorney at the below listed telephone number and address to facilitate prosecution.

Texas Instruments Incorporated  
P.O. Box 655474 M/S 3999  
Dallas, Texas 75265  
(972) 917-5290  
Fax: (972) 917-4418

Respectfully submitted,



Robert D. Marshall, Jr.  
Reg. No. 28,527